Signal Integrity

Power-aware Signal Integrity and EMI/EMC On High-speed Digital Chip-to-Chip Links

Signal Integrity header image 2

EPEPS: Electrical Performance of Electronic Packaging and Systems

Posted October 13th, 2009 · 2 Comments · Conference

Share

At the Agilent EEsof EDA exhibit at the Electrical Performance of Electronic Packaging and Systems Conference 2009 (EPEPS 2009) we’ll demonstrate the "what if" design space exploration workflow using our new statistical eye diagram channel simulator.

You’ll see a demo of signal integrity features that are new in ADS 2009 Update 1, including equalizers, and our DDR3 Compliance DesignKit.

Exhibit Dates: October 19-20, 2009
Exhibit Times: 9AM-6PM
Location: Embassy Suites – Portland/Tigard
9000 SW Washington Square Road
Tigard Oregon 97223

Hope you can make it!

Tags: ··

2 Comments so far ↓

Leave a Comment