Signal Integrity

Power-aware Signal Integrity and EMI/EMC On High-speed Digital Chip-to-Chip Links

Signal Integrity header image 2

Winnersh UK: High Speed Digital Design Symposium from Agilent et al.

Posted January 12th, 2009 · Please leave a comment · Seminar

Share

Agilent Technologies, Xilinx, Elpida, The MathWorks and NXP are hosting High Speed Digital Design Symposium:
Date: Wednesday 21 January 2009
Time: 08:30 – 17:15
Location: Winnersh, UK

To register please go to: www.agilent.co.uk/find/HSDDS2009

Note: the above link seems to sometimes fail if the cookie on your computer from Agilent.com is not set to a UK location. A workaround ’til we fix this is to first go to the set location cookie page and set your location to UK.

Abstract

Join our complimentary symposium and hear from leading technology companies on the latest High Speed Digital, Signal Integrity, Serial Bus, FPGA and Memory technologies and trends.

Guest speakers from Agilent Technologies, Xilinx, Elpida, The MathWorks and NXP Semiconductors will share with you test challenges, measurement theory and innovations on topics such as DDR Memory, High Speed Serial Bus and Jitter Analysis, FPGAs, PCI Express┬«, Fast Interconnect Analysis and Simulation, developing Customised Measurements, Instrument Connectivity and Digital Wireless. We’ll also spend time discussing emerging market and technology trends, and you’ll learn about recent breakthroughs in test technology that enable designers to tackle their greatest high-speed digital design and validation challenges more efficiently and effectively than ever before, helping you to get your products to market faster.

Tags: ·····

Please leave the first comment so far ↓

Please leave the first comment.

Leave a Comment