Signal Integrity

Power-aware Signal Integrity and EMI/EMC On High-speed Digital Chip-to-Chip Links

Signal Integrity header image 2

Webcast: How to Optimize Your SerDes Design During the Pre-layout Phase

Posted September 17th, 2014 · Please leave a comment · Webcast

Share

I’m giving a webcast next week entitled How to Optimize Your SerDes Design During the Pre-layout Phase followed by an interactive Q&A. Click on the title link for free registration.

Date & time: Thursday, September 25, 2014 at 10am US Pacific Time / 1pm US Eastern Time

Abstract:

In the era of receiver equalization, older stackup and controlled impedance line design tools are obsolete because the metrics they output (frequency response) are irrelevant. The metric that matters today is the post-equalization eye opening. In this webcast we will show you how to optimize the pre-layout design using a PCI Express transmitter, channel, and receiver as an example.

Hope to see you there!

Tags: ·

Please leave the first comment so far ↓

Please leave the first comment.

Leave a Comment