Signal Integrity

Power-aware Signal Integrity and EMI/EMC On High-speed Digital Chip-to-Chip Links

Signal Integrity header image 2

Xilinx UltraScale SelectIO CTLE Demo includes ADS Simulations

Posted May 14th, 2014 · Please leave a comment · Video

Share
Thanks to Romi Mayder and Ravindra Gali for including screen shots of their ADS simulations in this video demo of the continous time linear equalizer (CTLE) in the SelectIO of the UltraScale chip.

Tags: ·

Please leave the first comment so far ↓

Please leave the first comment.

Leave a Comment