Signal Integrity

Power-aware Signal Integrity and EMI/EMC On High-speed Digital Chip-to-Chip Links

Signal Integrity header image 2

Practical Approach for Signal Integrity Analysis of High Data Rate Channels Free One – Hour Webcast in July

Posted June 29th, 2016 · Please leave a comment · Notice

Keysight EEsof EDA’s Tutorials in Signal Integrity webcast series is important to Signal integrity engineers who may not have the time or budget to attend continuing education classes on the latest design tools and techniques. This webcast highlights various technologies used for channel modeling, each with advantages and disadvantages, by utilizing real-world FPGA board routing and USB connector design examples. Several state-of-the-art analysis technologies will be highlighted to illustrate the end-to-end modeling of high data rate channels that include ICs, PCB interconnects, vias and connectors.

WebcastSer

Register here. http://goo.gl/c86oaa

Tags:

Please leave the first comment so far ↓

Please leave the first comment.

Leave a Comment